| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5 pcs
|
5 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Voltage |
The Altera EPM5032PC-20 is a Complex Programmable Logic Device (CPLD) from the MAX 5000 series. It features 32 macro cells and 600 gates, designed for high-speed, high-density applications.
This CPLD operates at a 5V supply voltage and provides a maximum counter frequency of 100MHz, with pipelined data rates also reaching 100MHz. It offers a combinatorial delay of 15ns, making it suitable for replacing multiple SSI and MSI TTL/CMOS packages.
The EPM5032PC-20 is available in a DIP28 package. It is an Erasable Programmable Logic Device (EPLD) that combines the speed and ease of use of PAL devices with the density of programmable gate arrays.
Development for this device can be supported by MAX+PLUS and MAX+PLUS II software tools, and it features an industry-standard EDIF interface for third-party CAE tools.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The Altera EPM5032PC-20 features 32 macro cells, 600 gates, operates at 5V, has a maximum counter frequency of 100MHz, and a maximum combinatorial delay of 15ns.
The Altera EPM5032PC-20 is available in a DIP28 package.
The RoHS status is RoHS3 Compliant.
The Moisture Sensitivity Level (MSL) is 1 Unlimited.
The REACH status is REACH Unaffected.