| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
718 pcs
|
718 pcs | On Request | 1 | On Request | On Request | 0001P/ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Lead Spacing | |
| Lead Style | |
| Technology | |
| Voltage |
The Altera EPM7064LC84-10 is a high-performance, EEPROM-based programmable logic device (PLD) belonging to the second-generation MAX architecture. This CPLD features 1.25K logic gates and 64 macrocells, operating at a frequency of 100MHz. It supports 5V operation and utilizes CMOS technology.
The device is housed in an 84-pin PLCC package. Key electrical specifications include a pin-to-pin logic delay of 5ns and counter frequencies up to 175.4MHz. It also offers MultiVolt I/O interface operation, allowing it to interface with both 3.3V and 5.0V devices. Enhanced features available in related MAX 7000S devices include in-system programmability (ISP) via JTAG and boundary-scan test circuitry.
This CPLD is suitable for various embedded applications requiring flexible logic implementation. Its robust architecture and features make it a reliable choice for digital design projects.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The EPM7064LC84-10 has a logic density of 1.25K gates.
The EPM7064LC84-10 features 64 macrocells.
The operating frequency is 100MHz.
It uses CMOS technology.
The device operates at 5V and also supports 3.3V operation.
It is available in an 84-pin PLCC package.
The pin-to-pin logic delay is 5ns.
The RoHS status is Lead free / RoHS Compliant.