| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
13 pcs
|
13 pcs | On Request | 1 | On Request | On Request | 17+;16+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Industrial Grade | |
| Lead Style |
The Xilinx XC7Z035-L2FFG900I is part of the Zynq-7000 family, built on an SoC architecture that combines a feature-rich dual-core ARM Cortex-A9 processing system (PS) with 28 nm Xilinx programmable logic (PL) on a single device. The processing system includes on-chip memory, external memory interfaces, and a comprehensive set of peripheral connectivity interfaces.
Key features include Configurable Logic Blocks (CLB) with Look-up tables (LUT) and Flip-flops, 36 Kb of true dual-port Block RAM, and DSP Blocks with 18x25 signed multipliers. It also offers Programmable I/O Blocks supporting LVCMOS, LVDS, and SSTL standards with I/O voltages from 1.2V to 3.3V.
This device is available in the -2LI speed grade, operating at programmable logic VCCINT/VCCBRAM = 0.95V and screened for lower maximum static power. The XC7Z035-L2FFG900I comes in a 900-BBGA, FCBGA package, suitable for various embedded applications requiring both processing power and hardware programmability.
It is available in a 900-BBGA or FCBGA package.
The device is specified with speed grade -2LI, which operates at 0.95V core for lower static power while maintaining the same speed as -2. Other speed grades include -3, -2, -1, and -1LQ.
It includes 36 Kb of true dual-port Block RAM, which can be configured as dual 18 Kb blocks and is up to 72 bits wide.
The DSP blocks support 18x25 signed multiply, 48-bit adder/accumulator, and 25-bit pre-adder.
It supports LVCMOS, LVDS, and SSTL standards with voltages from 1.2V to 3.3V, and includes programmable I/O delay and SerDes.