| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
4,801,020 pcs
|
4801020 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Height | |
| Length | |
| Mounting Type | |
| Number of Pins | |
| SVHC Present |
The Nexperia PUMD3115 is a dual NPN/PNP Resistor-Equipped Transistor (RET) designed for surface-mount applications. This component integrates bias resistors, simplifying circuit design and reducing component count.
Key electrical specifications include a 50V collector-emitter voltage (VCEO) and a 100mA maximum output current (IO). It features integrated bias resistors with a typical value of 10 kΩ for R1 and a typical ratio of 1 for R2/R1. The transistor operates within a temperature range of -65°C to 150°C.
Packaged in a compact SOT-363 (SC-88) surface-mount package, the PUMD3115 is suitable for low current peripheral driving and control of IC inputs. Its AEC-Q101 qualification indicates suitability for automotive applications. The integrated resistors simplify digital applications by replacing general-purpose transistors and reducing pick-and-place costs.
This device is AEC-Q101 qualified, making it suitable for demanding applications. The combination of NPN and PNP transistors with integrated resistors provides a versatile solution for various digital and peripheral driving tasks.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.75 | $0.75 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The maximum collector-emitter voltage (VCEO) for the PUMD3115 is 50V.
The PUMD3115 has a maximum output current capability of 100mA.
The PUMD3115 features integrated bias resistors with R1 typically 10 kΩ and a typical R2/R1 ratio of 1.
The PUMD3115 is available in a SOT-363 (SC-88) package.
The operating temperature range for the PUMD3115 is -65°C to 150°C.