| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1,531 pcs
|
1531 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Mounting Type | |
| Number of I | |
| Number of LABs | |
| Number of Logic Elements | |
| Operating Temperature | |
| Storage Temperature | |
| Supplier Device Package | |
| Supplier Package | |
| Tape & Reel | |
| Total RAM Bits | |
| Voltage |
The Lattice Semiconductor LFXP2-5E-5MN132I is a Field Programmable Gate Array (FPGA) from the LatticeXP2 family. This device features a flexiFLASH architecture, offering instant-on capability and infinite reconfigurability. It provides 5000 logic elements and supports up to 86 I/O pins, making it suitable for various embedded applications.
The FPGA operates at a supply voltage of 1.2V and has an operating temperature range of -40°C to 100°C (TJ). It includes embedded memory with up to 885 Kbits of sysMEM EBR and up to 83 Kbits of Distributed RAM. The device also supports multiple I/O standards, including LVCMOS, LVTTL, SSTL, HSTL, and LVDS, along with pre-engineered source synchronous interfaces for DDR/DDR2 up to 200 MHz.
Packaged in a 132-CSBGA (8x8mm) format, the LFXP2-5E-5MN132I is designed for surface mount applications. Its flexible configuration options include SPI boot flash interface and dual boot image support. The device is compliant with IEEE 1149.1 and IEEE 1532 standards.
The LFXP2-5E-5MN132I FPGA has 5000 logic elements.
The LFXP2-5E-5MN132I FPGA supports 86 I/O pins.
The operating voltage range for the LFXP2-5E-5MN132I FPGA is 1.14V to 1.26V.
The LFXP2-5E-5MN132I FPGA is supplied in a 132-CSBGA (8x8mm) package.
The operating temperature range for the LFXP2-5E-5MN132I FPGA is -40°C to 100°C (TJ).
The LFXP2-5E-5MN132I FPGA has a total RAM bit capacity of 169984.
The LatticeXP2 family features flexiFLASH architecture for instant-on capability, sysDSP blocks for high performance, and sysCLOCK PLLs for clock management.