| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
833 pcs
|
833 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Mounting Type | |
| Number of I | |
| Number of LABs | |
| Number of Logic Elements | |
| Operating Temperature | |
| Supplier Device Package | |
| Tape & Reel | |
| Total RAM Bits | |
| Voltage |
The Lattice LFE3-35EA-7LFTN256C is a Field Programmable Gate Array (FPGA) from the LatticeECP3 family, specifically part of the LFE3 series. This device offers a logic density of 33,000 LUTs and provides 133 I/O pins, making it suitable for various embedded applications.
Key electrical specifications include an operating voltage range of 1.14V to 1.26V and an operating temperature range of 0°C to 85°C (TJ). The FPGA is equipped with 1,358,848 total RAM bits and supports SERDES data rates up to 3.2 Gbps. It also features up to 10 PLLs and 2 DLLs for clock management.
The device comes in a 256-FTBGA (17x17) package, designed for surface mounting. The packaging is supplied in trays. This FPGA is suitable for applications requiring high logic density and flexible I/O configurations.
The LFE3-35EA-7LFTN256C FPGA has 33,000 logic elements.
The LFE3-35EA-7LFTN256C FPGA offers 133 I/O pins.
The operating voltage for the LFE3-35EA-7LFTN256C FPGA is between 1.14V and 1.26V.
The LFE3-35EA-7LFTN256C FPGA is supplied in a 256-FTBGA (17x17) package.
The operating temperature range for the LFE3-35EA-7LFTN256C FPGA is 0°C to 85°C (TJ).
The LFE3-35EA-7LFTN256C FPGA supports SERDES data rates up to 3.2 Gbps per channel for other protocols.
The LFE3-35EA-7LFTN256C FPGA has up to 6.85 Mbits of embedded memory.