LFE2-6SE-6FN256I The Lattice LFE2-6SE-6FN256I is an FPGA from the LatticeECP2/M family. It features 6K LUTs and 190 I/O pins, suitable for system integration.
Mfr Part #:

LFE2-6SE-6FN256I

Available from 1 distributors
Mfr Name: Lattice Semiconductor Corporation
Lattice Semiconductor Corporation
The Lattice LFE2-6SE-6FN256I is an FPGA from the LatticeECP2/M family. It features 6K LUTs and 190 I/O pins, suitable for system integration.
✓ Total Stock: 184 pcs

LFE2-6SE-6FN256I Available from 1 distributor

✓ Authorised
✓ Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
184 pcs
184 pcs On Request 1 On Request On Request On Request On Request On Request

LFE2-6SE-6FN256I Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Lead Spacing
Mounting Type
Number of I
Number of LABs
Number of Logic Elements
Operating Temperature
Supplier Device Package
Supplier Package
Total RAM Bits
Voltage

LFE2-6SE-6FN256I Description

Short technical summary and product information.

The Lattice LFE2-6SE-6FN256I is a Field Programmable Gate Array (FPGA) belonging to the LatticeECP2/M family. This device offers a logic density of 6K LUTs and provides 190 I/O pins, making it suitable for various system integration tasks.

 

Key electrical specifications include a total RAM bit count of 56320 bits and an operating voltage range of 1.14V to 1.26V. The device supports a wide array of programmable I/O buffer standards, including LVTTL, LVCMOS, SSTL, HSTL, and differential standards like LVDS and LVPECL. It also features source synchronous I/O support for standards such as SPI4.2 and DDR memory.

 

This FPGA is housed in a 256-FPBGA (17x17 mm) package and is designed for surface mounting. It operates within a temperature range of -40°C to 100°C (TJ). The device configuration options include 1149.1 Boundary Scan compliance and an SPI boot flash interface.

 

Additional features include sysDSP blocks for high-performance multiply and accumulate operations, and sysCLOCK Analog PLLs and DLLs for clock management. The LatticeECP2/M family also offers embedded SERDES capabilities on specific models for high-speed serial communication.

LFE2-6SE-6FN256I Quick Information

Product Type: FPGA
Canonical Name: Lattice LFE2-6SE-6FN256I FPGA
Subcategory: Field Programmable Gate Array

LFE2-6SE-6FN256I Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

LFE2-6SE-6FN256I Features

  • High logic density with 6K LUTs.
  • 190 programmable I/O pins available.
  • 56320 total RAM bits for memory needs.
  • Wide operating voltage from 1.14V to 1.26V.
  • Surface mountable in 256-FPBGA package.

LFE2-6SE-6FN256I Applications

  • Ideal for system integration tasks.
  • Suitable for high-performance computing.
  • Used in embedded system designs.
  • Supports various high-speed interfaces.

LFE2-6SE-6FN256I FAQs

6 frequently asked questions generated from this part’s specifications.
What is the logic density of the LFE2-6SE-6FN256I FPGA?

The LFE2-6SE-6FN256I FPGA has 6000 logic elements.

How many I/O pins does the LFE2-6SE-6FN256I FPGA have?

The LFE2-6SE-6FN256I FPGA has 190 I/O pins.

What is the operating voltage range for the LFE2-6SE-6FN256I FPGA?

The LFE2-6SE-6FN256I FPGA operates between 1.14V and 1.26V.

What package type is the LFE2-6SE-6FN256I FPGA supplied in?

The LFE2-6SE-6FN256I FPGA is supplied in a 256-FPBGA (17x17) package.

What is the operating temperature range for this FPGA?

The operating temperature range for the LFE2-6SE-6FN256I FPGA is -40°C to 100°C (TJ).

Does the LFE2-6SE-6FN256I support embedded SERDES?

Embedded SERDES is supported on LatticeECP2M devices, with data rates from 250 Mbps to 3.125 Gbps and up to 16 channels.

Home
Account

Categories