ISPLSI2128A-80LT176
Lattice Semiconductor Corporation
The Lattice Semiconductor ISPLSI2128A-80LT176 is a CPLD from the ispLSI 2000 family. It offers high-density logic implementation with 300 MHz system performance.
| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
767 pcs
|
767 pcs | On Request | 1 | On Request | On Request | 915 | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Output Type |
The Lattice Semiconductor ISPLSI2128VE-100LT100 is a Complex Programmable Logic Device (CPLD) belonging to the high-density ispLSI 2000VE family. This device is designed to meet high-performance system logic needs, implementing functions ranging from registers to complex state machines.
Key electrical specifications include a system performance of 300 MHz and a fast pin-to-pin delay of 3.0 ns. It operates with a 3.3V programmable logic core and offers user-selectable 3.3V or 5V compatible I/O. The CPLD supports in-system programmability via JTAG (IEEE 1149.1) and includes boundary scan test capabilities.
With a programmable logic density of up to 8,000 gates, the ispLSI 2000VE family provides flexible programmable logic solutions. The device features programmable open-drain outputs and is suitable for various digital logic applications requiring high speed and programmability.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The programmable logic core operates at 3.3V.
The system performance reaches 300 MHz.
Yes, it supports in-system programming via ispJTAG using the IEEE 1149.1 test access port.
The pin-to-pin delay is 3.0 ns.
It provides up to 8,000 programmable logic gates.
Yes, the outputs are configured as programmable open-drain.
Yes, it includes boundary scan testing compliant with IEEE 1149.1.