| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,259 pcs
|
5259 pcs | On Request | 1 | On Request | On Request | 1635+ | On Request | On Request | |
|
22 pcs
|
22 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Lead Spacing | |
| Mounting Type | |
| Number of Gates | |
| Number of I | |
| Number of Logic Elements | |
| Number of Macrocells | |
| Operating Temperature | |
| Programmable Type | |
| Supplier Device Package | |
| Supplier Package | |
| Voltage Supply |
The Lattice Semiconductor ISPLSI 2064A-80LTN100 is a Complex Programmable Logic Device (CPLD) offering high density and in-system programmability. This device features 64 macrocells and 2000 programmable logic gates, providing ample resources for various digital logic designs.
Key electrical specifications include a maximum operating frequency of 125 MHz and a propagation delay of 15 ns. It operates from a supply voltage range of 4.75V to 5.25V. The device is designed for TTL compatible inputs and outputs and is electrically erasable and reprogrammable.
This CPLD is housed in a 100-TQFP package and supports surface mount mounting. The operating temperature range is from 0°C to 70°C (TA). The ispLSI 2064A is built on a 0.35 micron E2CMOS technology and offers features like in-system programming (ISP) for increased manufacturing yields and reduced time-to-market.
It provides 64 I/O pins and 64 registers, along with dedicated input pins and clock input pins. The Global Routing Pool (GRP) ensures complete interconnectivity between all elements. The device is suitable for combining glue logic and structured designs, offering flexibility in pin placement and enhanced pin locking capabilities.
125 MHz
7.5 ns
64
100-TQFP (14x14)
5V
0°C to 70°C
Yes, RoHS3 compliant