| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
673 pcs
|
673 pcs | On Request | 1 | On Request | On Request | 0406+ | On Request | On Request | |
|
100 pcs
|
100 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Lead Spacing | |
| Mounting Type | |
| Number of Macrocells | |
| Operating Temperature | |
| Output Current | |
| Programmable Type | |
| Supplier Device Package | |
| Voltage Supply |
The Lattice Semiconductor GAL26V12C-20LJ is an E2 CMOS CPLD with 12 macrocells. It offers a high-performance solution with a maximum propagation delay of 7.5 ns and a maximum frequency of 142.8 MHz. The device operates within a supply voltage range of 4.75V to 5.25V and has a typical supply current of 90 mA.
Designed for flexibility, this CPLD utilizes E2 Cell Technology for reconfigurable and reprogrammable logic. It features 16 mA outputs compatible with TTL logic levels. The operating temperature range is 0°C to 75°C (TA).
The GAL26V12C-20LJ comes in a 28-PLCC (J-Lead) package, suitable for surface mounting. Its architecture provides maximum design flexibility, allowing the Output Logic Macrocell (OLMC) to be configured by the user. Applications include DMA control, state machine control, and high-speed graphics processing.
This device guarantees 100% field programmability and functionality, with 20 years of data retention and 100 erase/rewrite cycles.
The maximum propagation delay (tpd) for the GAL26V12C-20LJ is 7.5 ns.
The GAL26V12C-20LJ operates between 0°C and 75°C.
The GAL26V12C-20LJ is supplied in a 28-PLCC (J-Lead) package for surface mounting.
The GAL26V12C-20LJ operates with a supply voltage range of 4.75V to 5.25V.
The GAL26V12C-20LJ features 12 macrocells.