| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
22 pcs
|
22 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Tape & Reel |
The Intel EP610PC-20T, part of the Altera Classic EPLD family, is a Complex Programmable Logic Device (CPLD) designed for high-speed, low-power logic integration. Fabricated on advanced CMOS technology, this device offers 300 usable gates and 16 macrocells, supporting 100% TTL emulation. It can integrate multiple PAL- and GAL-type devices.
The EP610PC-20T operates at a nominal voltage of 5V and features a maximum operating frequency of 62.5MHz, with counter frequencies reaching up to 100MHz. It provides pin-to-pin logic delays as low as 10ns. The device includes 4 dedicated input pins, 16 I/O pins, and 2 global clock pins.
This CPLD is available in a 24-pin PDIP (Plastic Dual In-line Package) with through-hole mounting. The Classic devices are EPROM-based, allowing for reduced active power consumption and quick design changes via UV light erasure. They utilize sum-of-products logic and programmable registers, supporting D, T, SR, or JK flip-flop operations, or can be bypassed for combinatorial logic.
This part is listed as obsolete. It is supported by Altera's MAX+PLUS II development system.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The nominal operating voltage is 5V.
It comes in a 24-pin PDIP package.
It has 16 macro cells.
The maximum frequency is 62.5MHz.
It has 16 I/O pins.
It has 24 pins.