| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
10,869 pcs
|
10869 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Circuit | |
| Current | |
| Delay Time | |
| Independent Circuits | |
| Latch-up Performance | |
| Logic Type | |
| Mounting Style | |
| Mounting Type | |
| Operating Temperature | |
| Output Type | |
| Quiescent Current | |
| Supplier Device Package | |
| Voltage |
The 74HC573PW,112 from Nexperia is an octal D-type transparent latch designed for digital logic applications. This device features 3-state outputs, making it suitable for bus-oriented systems.
Key electrical characteristics include a wide supply voltage range from 2.0 V to 6.0 V and a typical propagation delay of 14 ns at 5 V. The latch operates with 8 independent circuits and provides 8 output lines. Its inputs are compatible with CMOS levels for the 74HC573 variant.
The component is housed in a 20-TSSOP package, designed for surface mounting. It operates within a temperature range of -40°C to +125°C. The device also includes ESD protection exceeding 2000 V (HBM) and 1000 V (CDM).
This latch is useful as an input or output port for microprocessors and microcomputers, offering a common 3-state output enable input for easy interface.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.22 | $1.22 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
2V to 6V.
20-TSSOP (TSSOP-20) surface mount package.
-40°C to +125°C.
14 ns at 5V.
D-Type Transparent Latch.
HBM exceeds 2000V, CDM exceeds 1000V.
CMOS level for 74HC573, TTL level for 74HCT573.