| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,020 pcs
|
6020 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Input | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| SVHC Present | |
| Supplier Device Package | |
| Termination Style | |
| Type | |
| Voltage |
The 74HC4046AD,653 is a high-speed Si-gate CMOS phase-locked loop (PLL) with an integrated voltage-controlled oscillator (VCO) from Nexperia. It is designed for applications such as FM modulation and demodulation, frequency synthesis, tone decoding, and data synchronization.
The device features three selectable phase comparators: an EXCLUSIVE-OR type, an edge-triggered J-K flip-flop, and an edge-triggered RS flip-flop. It includes a VCO inhibit control for ON/OFF keying and low standby power consumption. The typical VCO center frequency is 17 MHz at VCC = 4.5V, and the maximum operating frequency is 21 MHz.
The PLL operates from a supply voltage of 3V to 6V for the VCO section and 2V to 6V for the digital section. It is rated for industrial temperature range of -40°C to 125°C. ESD protection exceeds 2000V HBM and 1000V CDM.
The device is offered in a 16-lead SOIC package (16-SOIC, 3.90mm width) for surface mount assembly. It is RoHS3 compliant and has an MSL rating of 1 (unlimited).
The supply voltage range is 3V to 6V for the VCO section and 2V to 6V for the digital section.
It is available in a 16-lead SOIC (16-SOIC, 0.154" width, 3.90mm width) surface mount package.
The operating temperature range is -40°C to 125°C.
Yes, it is listed as RoHS3 compliant, but this is unverified.
The typical VCO center frequency is 17 MHz at VCC = 4.5V.
Yes, HBM exceeds 2000V and CDM exceeds 1000V.
The three phase comparators are EXCLUSIVE-OR, edge-triggered J-K flip-flop, and edge-triggered RS flip-flop.