| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
30 pcs
|
30 pcs | On Request | 1 | On Request | On Request | 2026-02-25 06:16:38 | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Output Voltage | |
| SVHC Present | |
| Technology | |
| Voltage |
The Xilinx XC9572XL-10CS48C is a 3.3V CPLD designed for high-performance, low-voltage applications in communications and computing systems. It belongs to the FastFLASH XC9500XL family, known for its reliability and low power dissipation.
This device features 1.6K Gates and 72 Macro Cells, operating at a frequency of 100MHz with pin-to-pin logic delays of 5 ns and an internal system frequency up to 208 MHz. It utilizes advanced 0.35 micron CMOS FastFLASH technology.
The XC9572XL-10CS48C supports in-system programming (ISP) and IEEE Std 1149.1 (JTAG) boundary-scan for enhanced debug capabilities. Its I/O pins are 5V tolerant, accepting 5V, 3.3V, and 2.5V signals, with configurable 3.3V or 2.5V output capability.
Packaged in a 48-pin CSBGA (Chip Scale Package), this CPLD is optimized for small footprints. It is designed to work alongside Xilinx Virtex, Spartan-XL, and XC4000XL FPGA families, enabling optimal logic partitioning.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The operating voltage is 3.3V.
It is available in a CSBGA-48 package (48-ball Chip Scale BGA).
It has 1.6K gates (1,600 usable gates).
It has 72 macro cells.
The pin-to-pin logic delay is 5 ns (100 MHz) and the internal system frequency is up to 208 MHz.
Yes, the I/O pins are 5V tolerant and accept 5V, 3.3V, and 2.5V signals.
Output voltages can be set to 3.3V or 2.5V.