| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
132 pcs
|
132 pcs | On Request | 1 | On Request | On Request | 0349+ | On Request | On Request | |
|
34 pcs
|
34 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| ESD Protection | |
| Lead Spacing | |
| Lead Style | |
| Technology |
The Xilinx XC9572-15PC84C is a high-performance Complex Programmable Logic Device (CPLD) from the XC9500 family. It offers advanced in-system programming and test capabilities for general-purpose logic integration. This CPLD provides 72 macrocells and 1,600 usable gates, with a fast pin-to-pin logic delay of 7.5 ns.
Key features include a maximum clock frequency of 125 MHz, 5V in-system programmability with an endurance of 10,000 program/erase cycles, and enhanced pin-locking architecture. The device supports 3.3V or 5V I/O capability and features high-drive 24 mA outputs. It is manufactured using 0.5um CMOS FastFLASH technology.
The XC9572-15PC84C is available in an 84-pin PLCC package, suitable for various embedded applications requiring flexible logic integration and high performance. It also includes extensive IEEE Std 1149.1 boundary-scan (JTAG) support and programmable power reduction modes.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The pin-to-pin logic delay is 7.5 ns.
The device has 72 macrocells.
The maximum clock frequency (fCNT) is 125 MHz.
It is available in an 84-pin PLCC package.
Yes, it supports 5V in-system programming (ISP).