| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1,507 pcs
|
1507 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Halogen Free | |
| Lead Spacing | |
| Lead Style | |
| Propagation Delay | |
| SVHC Present | |
| Technology |
The XC95216-20PQG160I from Xilinx is an In-System Programmable CPLD designed for general-purpose logic integration. It offers advanced in-system programming and test capabilities.
This CPLD features 216 macrocells and 4,800 usable gates, with a fast pin-to-pin logic delay of 10 ns. It supports up to 166 user I/O pins and operates with 5V in-system programmability. The device boasts an endurance of 10,000 program/erase cycles and is programmable over the full commercial voltage and temperature range.
Key architectural features include a flexible 36V18 Function Block, 90 product terms, global and product term clocks, output enables, and set/reset signals. It also supports IEEE Std 1149.1 boundary-scan (JTAG). The CPLD includes programmable power reduction modes, slew rate control on individual outputs, and user-programmable ground pin capability. Enhanced pattern security features are included for design protection.
The XC95216-20PQG160I is available in a 160-pin PQFP package. It utilizes Advanced CMOS 5V FastFLASH™ technology and offers 3.3V or 5V I/O capability with high-drive 24 mA outputs.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The pin-to-pin logic delay is 10 ns.
It has 216 macrocells.
The XC95216-20PQG160I offers 4,800 usable gates.
The maximum fCNT is 111 MHz.
It comes in a QFP160 package.
It is Lead free/RoHS Compliant.