EP1K50QC208-1N
Altera
The Intel / Altera EP1K50QC208-1N is an FPGA from the ACEX+ 1K family. It features 50K gates and operates at 2.5V.
| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,260 pcs
|
2260 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Lead Style | |
| Mounting Type | |
| Operating Voltage | |
| SVHC Present |
The Xilinx XC2S100-6TQ144I is a member of the Spartan-II FPGA family, designed for high-volume applications requiring a versatile and cost-effective programmable solution. This device features 100,000 gates and 2700 logic cells, with a technology node of 0.18um and an operating voltage of 2.5V.
Key electrical characteristics include a maximum clock rate of 263MHz and system clock rates up to 200MHz. It also provides on-chip memory, including 16 bits/LUT distributed RAM and configurable 4K bit block RAM. The FPGA is housed in a 144-pin TQFP package, suitable for surface mount applications.
Spartan-II FPGAs are ideal for shortening product development cycles and offer a cost-effective solution for high volume production. They achieve high performance and low cost through an advanced architecture and semiconductor technology. This device is a second-generation ASIC replacement technology.
| Qty | Low | High |
|---|---|---|
| 1+ | $22.15 | $22.15 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The XC2S100-6TQ144I has a gate count of 100,000 gates.
The XC2S100-6TQ144I has 2700 logic cells.
The maximum clock rate of the XC2S100-6TQ144I is 263MHz.
The technology node of the XC2S100-6TQ144I is 0.18um.
The operating voltage of the XC2S100-6TQ144I is 2.5V.
The XC2S100-6TQ144I has 144 I/O pins.
The XC2S100-6TQ144I is available in a TQFP-144 package.