| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,255 pcs
|
6255 pcs | On Request | 1 | On Request | On Request | 20+ | On Request | On Request | |
|
4,931 pcs
|
4931 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
4,931 pcs
|
4931 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Technology | |
| Voltage |
The Xilinx XC2C64A-7QFG48C is a member of the CoolRunner-II family of CPLDs, designed for both high performance and low power applications. This device offers 64 macro cells and 1.5K gates, utilizing 0.18um technology. It operates at a voltage of 1.8V and comes in a 48-pin QFN EP package.
This CPLD is suitable for high-end communication equipment and battery-operated devices due to its power-saving capabilities during standby and dynamic operation, which also enhances overall system reliability. The architecture consists of eight Function Blocks interconnected by an Advanced Interconnect Matrix (AIM). Each Function Block contains a P-term PLA and macrocells that can be configured for combinational or registered modes.
Features include configurable output pin options such as slew rate limit, bus hold, pull-up, open drain, and programmable grounds. Schmitt-trigger inputs are available on a per-pin basis. The device supports I/O banking, allowing interfacing with 3.3V, 2.5V, 1.8V, and 1.5V devices, and is compatible with various JEDEC I/O standards. Additional features like DualEDGE flip-flops and the DataGATE function contribute to high performance and reduced power consumption.
1.8V.
QFN-48.
159MHz.
64 macro cells.
0.18um CMOS process.