| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
164,364 pcs
|
164364 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Current | |
| Delay Time | |
| Industrial Grade | |
| Input Type | |
| Interface | |
| Mounting Type | |
| Number of Outputs | |
| Operating Temperature | |
| Output Configuration | |
| Output Type | |
| Output Voltage | |
| Ratio | |
| Supplier Device Package | |
| Supplier Package | |
| Switch Type | |
| Switching Voltage | |
| Voltage |
The ULN2003APWRG4 from Texas Instruments is a high-voltage, high-current Darlington transistor array. It comprises seven NPN Darlington pairs, each capable of handling a collector current of 500mA and featuring high-voltage outputs up to 50V. Common-cathode clamp diodes are integrated for switching inductive loads.
This device offers an output current of 500mA per channel and a peak output current of 0.5A. The input compatibility includes CMOS and TTL logic levels, with a typical delay time of 250ns. The operating temperature range is from -40°C to 70°C.
The ULN2003APWRG4 is supplied in a 16-TSSOP surface-mount package, measuring 16-TSSOP (0.173", 4.40mm Width). Its design makes it suitable for applications such as relay drivers, hammer drivers, lamp drivers, and display drivers.
Key electrical characteristics include 7 drivers per package, a 50V maximum switching voltage, and 500mA maximum output current per channel. The input interface is parallel and inverting, with an output configuration for low-side switching.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.25 | $0.25 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The operating temperature range is -40°C to 70°C.
The maximum output voltage is 50V.
The maximum output current per channel is 500mA.
The device is packaged in a 16-TSSOP (0.173", 4.40mm width) surface mount package.
The inputs are compatible with CMOS and TTL logic levels.
The output configuration is low side NPN.
The typical delay time is 250ns.