| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
3,616 pcs
|
3616 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Access Time | |
| Bus Directional | |
| Current | |
| Data Rate | |
| Expansion Type | |
| FWFT Support | |
| Function | |
| Input Voltage | |
| Interface | |
| Memory Organization | |
| Memory Size | |
| Mounting Type | |
| Operating Temperature | |
| Operating Voltage | |
| Programmable Flags Support | |
| Retransmit Capability | |
| SVHC Present | |
| Supplier Device Package | |
| Technology | |
| Voltage |
The Texas Instruments SN74V293-10PZA is a synchronous First-In, First-Out (FIFO) memory designed for high-speed data buffering applications. This device features a memory organization of 65536 words by 18 bits, with a flexible 128K x 9 option. It supports operation up to 166 MHz with a fast 6 ns read/write cycle time.
The SN74V293-10PZA offers user-selectable input and output port bus sizing, supporting configurations from x9 to x9, x9 to x18, x18 to x9, and x18 to x18. It includes features like Big-Endian/Little-Endian user-selectable byte representation, 5-V-tolerant inputs, and fixed, low first-word latency. The FIFO also provides zero-latency retransmit capability and master reset functionality.
Status flags such as Empty, Full, and Half-Full are available, along with programmable Almost-Empty and Almost-Full flags that can be set with offsets. The device supports selectable synchronous/asynchronous timing modes for these programmable flags. An output enable pin allows data outputs to be placed in a high-impedance state. The SN74V293-10PZA is easily expandable in both depth and width, and features independent read and write clocks for simultaneous operation.
This FIFO memory is available in an 80-pin Thin Quad Flat Pack (TQFP) package suitable for surface mounting. Its high-performance submicron CMOS technology and glueless interface with DSPs make it suitable for various telecommunications, data communications, and video applications requiring efficient data buffering and bus matching.
| Qty | Low | High |
|---|---|---|
| 1+ | $30.51 | $30.51 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
3.3 V
80-LQFP (14x14 mm)
0°C to 70°C
65536 x 18 / 131072 x 9
166 MHz
Yes, programmable almost-empty and almost-full flags with selectable synchronous/asynchronous timing.
Fixed, low first-word latency.