| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
165 pcs
|
165 pcs | On Request | 1 | On Request | On Request | 04+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Latch-up Performance | |
| Operating Temperature | |
| Package / Case | |
| Package Quantity | |
| SVHC Present |
The SN74LVTH16373DGGR is a 16-bit transparent D-type latch with 3-state outputs, designed by Texas Instruments for 3.3V VCC operation. It supports mixed-mode signal operation, allowing 5V input and output voltages with a 3.3V VCC, and can operate with unregulated battery voltages down to 2.7V.
This device is ideal for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can function as two independent 8-bit latches or a single 16-bit latch. The outputs follow the data inputs when the latch-enable (LE) is high, and are latched when LE is low. The buffered output-enable (OE) input controls the normal logic state or high-impedance state of the outputs.
Key features include Advanced BiCMOS Technology (ABT), low static-power dissipation, Ioff and power-up 3-state support, hot insertion capability, and bus hold on data inputs. It also features distributed VCC and GND pins to minimize switching noise and a flow-through architecture for optimized PCB layout. The latch-up performance exceeds 500 mA per JESD 17, and ESD protection exceeds JESD 22 standards.
The SN74LVTH16373DGGR is supplied in a 48-pin TSSOP (DGG) package, suitable for surface mounting. It operates within a temperature range of -40°C to 85°C and comes in a large tape and reel package quantity of 2000 units.
The device operates at 3.3V and supports unregulated battery operation down to 2.7V.
It comes in a 48-pin TSSOP (DGG) package with 2000 units per reel in large tape and reel.
-40°C to 85°C.
It exceeds JESD 22 standards: 2000V Human-Body Model (A114-A) and 200V Machine Model (A115-A).
Latch-up performance exceeds 500mA per JESD 17.
Typical output ground bounce (V_OLP) is less than 0.8V at VCC=3.3V and TA=25°C.
Yes, the device is a 16-bit transparent D-type latch with 3-state outputs.