| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
200,000 pcs
|
200000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Current | |
| Latch-up Performance | |
| Lead Style | |
| Logic Type | |
| Mounting Type | |
| Number of Bits per Element | |
| Number of Elements | |
| Operating Temperature | |
| Output Type | |
| Supplier Device Package | |
| Voltage |
The SN74LV240ANSR from Texas Instruments is an octal inverting buffer/driver designed for 2V to 5.5V VCC operation. These devices are organized as two 4-bit buffers/line drivers, each with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
Key electrical characteristics include a maximum propagation delay of 6.5ns at 5V, typical output ground bounce of less than 0.8V, and typical output VOH undershoot greater than 2.3V, all measured at VCC = 3.3V and TA = 25°C. The device supports mixed-mode voltage operation on all ports and features latch-up performance exceeding 250mA per JESD 17. The Ioff feature supports live insertion, partial power-down mode, and back drive protection.
This buffer/driver is housed in a 20-SOIC package and is designed for surface mount applications. It operates within a temperature range of -40°C to 125°C (TA). The SN74LV240ANSR is ideal for improving the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.55 | $0.55 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
2V to 5.5V.
6.5ns at VCC = 5V.
-40°C to 125°C.
20-SOIC (0.209", 5.30mm Width) surface-mount package.
Yes, it supports live insertion, partial power-down mode, and back drive protection via Ioff.
Exceeds 250mA per JESD 17.
It contains 2 elements, each with 4 bits.