| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1,602 pcs
|
1602 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
1,557 pcs
|
1557 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
1,557 pcs
|
1557 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Data Rate | |
| Function | |
| Input Type | |
| Lead Spacing | |
| Mounting Type | |
| Number of Inputs | |
| Number of Outputs | |
| Operating Temperature | |
| Operating Voltage | |
| Output Type | |
| Package Quantity | |
| Supplier Device Package | |
| Tape & Reel | |
| Transfer Rate | |
| Voltage |
The SN65LVDS93ADGGR is a FlatLink™ transmitter from Texas Instruments, designed for LVDS SerDes applications. It supports a pixel clock frequency range from 10 MHz to 135 MHz, enabling transfer rates up to 135 Mpps. This device is suited for display resolutions ranging from HVGA up to HD with low EMI.
Key electrical specifications include a 3V to 3.6V operating voltage and 1.8V to 3.3V tolerant data inputs. It features 28 data channels plus clock input in Low-Voltage TTL and 4 data channels plus clock output in Low-Voltage Differential Signaling (LVDS). The transmitter consumes a typical 170 mW at 75 MHz and less than 1 mW when disabled. It supports selectable rising or falling clock edge triggered inputs and spread spectrum clocking.
The SN65LVDS93ADGGR operates within an industrial temperature range of -40°C to 85°C. It is available in a 56-TSSOP package and a 56-TFSOP (0.240", 6.10mm Width) package. The mounting type is surface mount.
| Qty | Low | High |
|---|---|---|
| 1+ | $7.83 | $7.83 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The operating temperature range is -40°C to 85°C.
It is available in a 56-TSSOP package and a 56-TFSOP (0.240", 6.10mm Width) package.
The pixel clock frequency range is 10 MHz to 135 MHz.
The data rate is up to 3.78 Gbps.
It has Low-Voltage TTL (LVTTL) inputs and Low-Voltage Differential Signaling (LVDS) outputs.
The typical power consumption is 170 mW at 75 MHz.