| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
7,533 pcs
|
7533 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Clock Frequency | |
| SVHC Present |
The Texas Instruments DS92LV1021 and DS92LV1210 form a 10-bit serializer/deserializer chipset capable of transmitting data over heavily loaded differential backplanes or up to 10 meters of cable. This chipset operates at clock speeds ranging from 16 MHz to 40 MHz, achieving a serial bus LVDS bandwidth of 400 Mbps at the maximum clock frequency.
The serializer transforms a 10-bit parallel CMOS/TTL data bus into a single high-speed Bus LVDS serial data stream with an embedded clock. The deserializer receives this stream and converts it back into a 10-bit parallel data bus and separates the clock. This integrated clock and data transmission eliminates clock-to-data and data-to-data skew, simplifying PCB layout and reducing costs associated with cable, PCB trace count, and connector size.
The chipset features a flow-through pinout for easy PCB layout and a synchronization mode for reliable lock establishment by the deserializer. The output pins can be TRI-STATE to achieve a high-impedance state. The device is available in a small 28-lead SSOP package.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.99 | $0.99 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The maximum serial bus LVDS bandwidth is 400 Mbps at a 40 MHz clock frequency.
The chipset operates with clock frequencies between 16 MHz and 40 MHz.
The parallel interface width is 10 bits, supporting 1 byte of data plus 2 control bits.
The Bus LVDS serial output is rated for a 27 Ω load.
The device is available in a small 28-lead SSOP package.