| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1 pcs
|
1 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Interface | |
| Power Consumption | |
| SVHC Present | |
| Supply Voltage | |
| Technology |
The S3067TB20 from Applied Micro Circuits Corporation (MACOM) is a fully integrated multirate serialization/deserialization SONET/SDH/ATM transceiver with Forward Error Correction (FEC). It supports multiple rates including OC-48, OC-24, OC-12, OC-3, and Fibre Channel, making it suitable for SONET-based WDM applications.
This transceiver chip features on-chip clock synthesis via a high-frequency phase-locked loop, allowing the use of a slower external clock reference. It operates with a reference frequency range of 131.25 MHz to 178 MHz and interfaces with LVPECL and TTL logic. The device includes a 16-bit single-ended LVPECL data path and low jitter, ensuring compliance with Bellcore and ITU-T bit-error rate requirements.
The S3067TB20 is built using SiGe BiCMOS technology and consumes a typical power of 1.5W. It is packaged in a compact 156-pin TBGA package. Diagnostic features such as loopback mode, lock detect, and signal detect input are also included.
Applications for the S3067TB20 include Wavelength Division Multiplexing equipment, SONET/SDH-based transmission systems, SONET/SDH modules, SONET/SDH test equipment, ATM over SONET/SDH, section repeaters, Add Drop Multiplexers (ADM), broad-band cross-connects, fiber optic terminators, and fiber optic test equipment.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.16 | $1.16 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The supply voltage is 3.3 V nominal.
The S3067TB20 is packaged in a BGA156 package.
The reference frequency range is 131.25 MHz to 178 MHz.
It supports OC-48 (with FEC), OC-24 (with FEC), OC-12 (with FEC), OC-3 (with FEC), and Fibre Channel.
It can correct up to 8 bytes per 255-byte block.
The device interfaces to LVPECL and TTL logic.
Diagnostic loopback mode, lock detect, and signal detect input.