| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
3 pcs
|
3 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name |
The Paradigm PDM41024LA is a high-performance CMOS static RAM organized as 131,072 x 8 bits. It offers high-speed access times, with commercial versions available at 10, 12, and 15 ns, and industrial versions at 12 and 15 ns. This device operates from a single +5V (–10%) power supply and features TTL-compatible inputs and outputs.
The PDM41024LA is designed for low power consumption, with typical active power of 400 mW and standby power of 25 mW. It is available in a 32-pin plastic TSOP (I) package, suitable for surface mount applications.
Writing operations are performed when the write enable (WE) and chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH, and CE1 and OE are both LOW. The PDM41024LA is functionally the same as the standard power version (SA), differing only in power consumption.
The access time is 15 ns maximum for both commercial and industrial grades.
The operating voltage is 5V ±10%.
The memory is organized as 131,072 x 8 bits (1Mb).
It is offered in a TSOP (I) package for surface mount.
Active power is 400 mW typical, standby power is 25 mW typical.
It is a CMOS Static RAM (SRAM).