| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,350 pcs
|
2350 pcs | On Request | 1 | On Request | On Request | 17+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Frequency | |
| Input | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| Output Voltage | |
| Propagation Delay | |
| Ratio | |
| Supplier Device Package | |
| Tape & Reel | |
| Type | |
| Voltage |
The NB7L1008MMNR4G from ON Semiconductor is a differential 1:8 clock/data fanout buffer capable of operating at speeds up to 6 GHz for clock signals and 10.7 Gb/s for data signals. It is ideal for applications such as SONET, GigE, Fiber Channel, and backplane clock distribution.
This buffer features multi-level inputs that accept various logic standards including LVPECL, CML, LVDS, LVCMOS, and LVTTL, thanks to internal 50 Ohm termination resistors. The device offers low output skew, with a maximum of 25 ps, and a typical propagation delay of 160 ps. The output signals are CML with a typical peak-to-peak voltage of 400 mV.
The NB7L1008MMNR4G operates over a voltage range of 2.375 V to 3.6 V and an ambient temperature range of -40°C to +85°C. It is supplied in a compact 32-QFN (5x5 mm) package with an exposed pad, suitable for surface mounting.
Key features include a maximum input clock frequency of over 8 GHz, data dependent jitter less than 20 ps, and random clock jitter less than 0.8 ps RMS. The device also includes a VREFAC reference output for rebias capacitor-coupled inputs.
| Qty | Low | High |
|---|---|---|
| 1+ | $4.44 | $4.44 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The maximum input clock frequency is greater than 8 GHz.
The operating voltage range is from 2.375V to 3.6V.
The operating temperature range is -40°C to 85°C.
It is supplied in a 32-QFN (5x5mm) package with an exposed pad.
The inputs can accept LVPECL, CML, LVDS, LVCMOS, or LVTTL logic levels.
The output skew is a maximum of 25 ps.