| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
12,053 pcs
|
12053 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Access Time | |
| Clock Frequency | |
| Memory Format | |
| Memory Interface | |
| Memory Organization | |
| Memory Size | |
| Memory Type | |
| Mounting Type | |
| Operating Temperature | |
| Supplier Device Package | |
| Technology | |
| Voltage | |
| Write Cycle Time |
The Micron Technology MT46V32M16TG-6T:F is a 512Mbit Double Data Rate (DDR) Synchronous Dynamic Random-Access Memory (SDRAM) component. It is designed for high-speed data access with a clock frequency of up to 167 MHz and a memory interface of Parallel.
This component operates with a supply voltage range of 2.3V to 2.7V. The memory organization is 32M x 16, providing a total capacity of 512Mbit. Key electrical specifications include an access time of 700 ps and a write cycle time of 15ns. The operating temperature range is 0°C to 70°C.
The MT46V32M16TG-6T:F is available in a 66-TSOP package and is designed for surface mount applications. It supports features like bidirectional data strobe (DQS) and four internal banks for concurrent operation. The datasheet also indicates options for different speed grades and temperature ratings, including industrial and automotive ranges.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.28 | $1.28 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The memory size is 512 megabits (512Mbit).
Depending on the speed grade, the device supports clock frequencies of 133 MHz (DDR266), 167 MHz (DDR333), and 200 MHz (DDR400B).
For commercial grade, the range is 0°C to 70°C. Industrial grade is -40°C to 85°C, and automotive grade is -40°C to 105°C.
It is available in 66-pin TSOP (TSSOP) and 60-ball FBGA packages.
The operating voltage is 2.5V for VDDQ and 2.6V for VDD at DDR400 operation.
The memory is organized as 32M words by 16 bits (32M x 16).
The memory interface is parallel.