| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
7,500 pcs
|
7500 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Count Rate | |
| Halogen Free | |
| Logic Type | |
| Mounting Type | |
| Number of Bits per Element | |
| Number of Elements | |
| Operating Temperature | |
| Propagation Delay | |
| Reset | |
| SVHC Present | |
| Supplier Device Package | |
| Trigger Type | |
| Voltage |
The MC10EP32DTR2G from On Semiconductor is an integrated ECL divider designed for high-speed applications. It features differential CLK inputs and a divide-by-2 logic function.
Key electrical characteristics include a typical propagation delay of 350 ps and a maximum operating frequency greater than 4 GHz. The device supports PECL mode with a VCC range of 3.0 V to 5.5 V (VEE = 0 V) and NECL mode with a VEE range of -3.0 V to -5.5 V (VCC = 0 V). It includes an asynchronous reset pin for synchronization purposes.
This component is housed in an 8-TSSOP package, suitable for surface mounting. The operating temperature range is -40°C to 85°C. The device also features internal input pulldown resistors and ESD protection.
It is described as Pb-Free, Halogen Free, and RoHS Compliant. The Q output defaults LOW with inputs open or at VEE.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The typical maximum frequency is 4 GHz.
The typical propagation delay is 350 ps.
In PECL mode, the operating voltage is 3.0 V to 5.5 V. In NECL mode, the operating voltage is -3.0 V to -5.5 V.
The operating temperature range is -40°C to 85°C.
It is available in an 8-TSSOP surface-mount package (also compatible with 8-MSOP, 0.118" width).
Yes, it provides ESD protection of >4 kV (Human Body Model), >200 V (Machine Model), and >2 kV (Charged Device Model).
It is a divide-by-2 ECL clock divider with asynchronous reset and positive/negative trigger.