| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,000 pcs
|
6000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
6,000 pcs
|
6000 pcs | On Request | 1 | On Request | On Request | 0419+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Count Rate | |
| Direction | |
| Logic Type | |
| Mounting Type | |
| Number of Bits per Element | |
| Number of Elements | |
| Operating Temperature | |
| Propagation Delay | |
| Reset | |
| SVHC Present | |
| Supplier Device Package | |
| Timing | |
| Trigger Type | |
| Voltage |
The MC100EP016AFAR2 from ON Semiconductor is a high-speed, synchronous, presettable, and cascadeable 8-bit binary up counter. It is designed for applications requiring fast counting capabilities, operating at frequencies greater than 1.3 GHz, with a typical propagation delay of 550 ps.
This counter supports both PECL and NECL operating modes, with voltage ranges of 3 V to 3.6 V for PECL and 0 V with VEE from -3.0 V to -3.6 V for NECL. It features an asynchronous master reset and fully synchronous counting and terminal count (TC) generation. The internal TC feedback is gated by the TCLD pin, allowing for programmable counter functionality when TCLD is HIGH.
The MC100EP016AFAR2 is housed in a 32-lead LQFP (7x7 mm) package, suitable for surface mounting. It operates within an ambient temperature range of -40°C to 70°C. Unused Q outputs should be left unterminated to minimize noise and power consumption. The 100 Series includes temperature compensation for stable performance.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
In PECL mode, the operating voltage range is 3 V to 3.6 V. In NECL mode, VCC = 0 V with VEE = -3.0 V to -3.6 V.
32-LQFP (7x7) surface mount package.
-40°C to 70°C.
550 ps typical.
>1.3 GHz.
Yes, it has an asynchronous reset.
Both positive and negative edge triggering.