| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,684 pcs
|
2684 pcs | On Request | 1 | On Request | On Request | 06+ | On Request | On Request | |
|
736 pcs
|
736 pcs | On Request | 1 | On Request | On Request | 06+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Frequency | |
| Input | |
| Input Type | |
| Lead Spacing | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| Ratio | |
| Supplier Device Package | |
| Supplier Package | |
| Tape & Reel | |
| Type | |
| Voltage |
The MC100EL14DWR2G from ON Semiconductor is a 5V ECL 1:5 clock distribution chip engineered for low skew clock distribution. It offers a multiplexed clock input for selecting between a high-speed system clock and a lower speed scan or test clock.
Key electrical features include an output-to-output skew of 50 ps, ensuring precise timing. The device supports both PECL mode (VCC = 4.2V to 5.7V, VEE = 0V) and NECL mode (VCC = 0V, VEE = -4.2V to -5.7V). It has a synchronous enable/disable function that prevents runt clock pulses.
This clock buffer is housed in a 20-SOIC package and is designed for surface mount applications. The internal flip-flop is clocked on the falling edge of the input clock, with all specifications referenced to this edge. Internal input pull-down resistors are present on all inputs.
| Qty | Low | High |
|---|---|---|
| 1+ | $4.44 | $4.44 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
In PECL mode, it operates from 4.2 V to 5.7 V; in NECL mode, from -5.7 V to -4.2 V.
It comes in a 20-SOIC surface mount package.
The maximum output skew is 50 picoseconds.
It operates from -40°C to 85°C.
It is marked as RoHS3 compliant, but this status is unverified.