| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
133 pcs
|
133 pcs | On Request | 1 | On Request | On Request | 05+ | On Request | On Request | |
|
20 pcs
|
20 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| AEC Qualified | |
| Automotive Grade | |
| Differential | |
| Divider | |
| Frequency | |
| Industrial Grade | |
| Input | |
| Input Voltage | |
| Medical Grade | |
| Military Grade | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| Output Current | |
| Output Voltage | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Supply Voltage | |
| Tape & Reel | |
| Type | |
| Voltage |
The LMC568CN from Texas Instruments is an amplitude-linear phase-locked loop (PLL) IC designed for low-power applications. It features a linear VCO, fully balanced phase detectors, and a carrier detect output with hysteresis. This device can demodulate ±15% deviation FM/FSK signals and operates with input frequencies up to 700 kHz.
Key electrical characteristics include a wide supply voltage range of 2V to 9V and a low supply current drain. The typical total harmonic distortion is 0.5% for ±10% deviation. The carrier detect output is activated when the PLL is locked to an input signal greater than 26 mVrms.
Packaged in an 8-PDIP through-hole configuration, the LMC568CN is suitable for applications such as FM SCA and TV second audio program decoders, FSK data demodulators, and voice pagers. It operates within an ambient temperature range of -25°C to 125°C.
The LMC568CN operates from a 2V to 9V supply voltage range.
The LMC568CN can operate with input frequencies up to 700kHz.
The LMC568CN has an operating temperature range of -25°C to 125°C.
The LMC568CN is supplied in an 8-PDIP package.
The LMC568CN has a typical total harmonic distortion of 0.5% for ±10% deviation.
The carrier detect output is indicated when the PLL is locked to an input signal greater than 26 mVrms.