LFE3-17EA-8MG328I The Lattice LFE3-17EA-8MG328I is an FPGA from the LatticeECP3 family. It features 17,000 LUTs and 116 I/O pins.
Mfr Part #:

LFE3-17EA-8MG328I

Available from 1 distributors
Mfr Name: Lattice Semiconductor Corporation
Lattice Semiconductor Corporation
The Lattice LFE3-17EA-8MG328I is an FPGA from the LatticeECP3 family. It features 17,000 LUTs and 116 I/O pins.
Total Stock: 50 pcs

LFE3-17EA-8MG328I Available from 1 distributor

Authorised
Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
50 pcs
50 pcs On Request 1 On Request On Request On Request On Request On Request

LFE3-17EA-8MG328I Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Lead Spacing
Mounting Type
Number of I
Number of LABs
Number of Logic Elements
Operating Temperature
Storage Temperature
Supplier Device Package
Tape & Reel
Total RAM Bits
Voltage

LFE3-17EA-8MG328I Description

Short technical summary and product information.

The Lattice LFE3-17EA-8MG328I is a Field Programmable Gate Array (FPGA) belonging to the LatticeECP3 family. This device offers a logic density of 17,000 Look-Up Tables (LUTs) and 2,125 Logic Array Blocks (LABs), providing significant integration capabilities.

 

It supports up to 116 I/O pins and features 716,800 total RAM bits, with up to 6.85 Mbits of embedded block RAM and 303 Kbits of distributed RAM. The operating voltage is between 1.14V and 1.26V, with a typical core voltage of 1.2V. The device operates within a temperature range of -40°C to 100°C (TJ).

 

This FPGA includes embedded SERDES capabilities with data rates up to 3.2 Gbps per channel, supporting various protocols like PCI Express and Ethernet. It also incorporates sysDSP blocks for high-performance multiply and accumulate operations, and sysCLOCK Analog PLLs and DLLs for clock management.

 

The LFE3-17EA-8MG328I is supplied in a 328-CSBGA (10x10 mm) package, designed for surface mounting. Its flexible I/O buffer supports a wide range of interfaces, including LVTTL, LVCMOS, SSTL, and HSTL.

LFE3-17EA-8MG328I Quick Information

Product Type: FPGA
Series: LatticeECP3
Canonical Name: Lattice LFE3-17EA-8MG328I FPGA
Subcategory: Field Programmable Gate Array

LFE3-17EA-8MG328I Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

LFE3-17EA-8MG328I Features

  • 17,000 LUTs for high logic density.
  • 116 I/O pins for flexible interfacing.
  • Up to 6.85 Mbits embedded RAM.
  • SERDES up to 3.2 Gbps supported.
  • 328-CSBGA surface mount package.

LFE3-17EA-8MG328I Applications

  • Ideal for system integration tasks.
  • Suitable for high-speed serial communication.
  • Supports complex DSP functions.
  • Flexible clock management required.
  • Compact design applications.

LFE3-17EA-8MG328I FAQs

7 frequently asked questions generated from this part’s specifications.
What is the logic density of the LFE3-17EA-8MG328I FPGA?

The LFE3-17EA-8MG328I FPGA has 17,000 logic elements and 2,125 LABs.

How many I/O pins does the LFE3-17EA-8MG328I FPGA have?

The LFE3-17EA-8MG328I FPGA has 116 I/O pins.

What is the operating voltage for the LFE3-17EA-8MG328I FPGA?

The operating voltage for the LFE3-17EA-8MG328I FPGA is between 1.14V and 1.26V.

What package type is the LFE3-17EA-8MG328I FPGA supplied in?

The LFE3-17EA-8MG328I FPGA is supplied in a 328-CSBGA (10x10 mm) package.

What is the maximum operating temperature for the LFE3-17EA-8MG328I FPGA?

The maximum operating temperature for the LFE3-17EA-8MG328I FPGA is 100°C (TJ).

What is the maximum data rate supported by the embedded SERDES in the LFE3-17EA-8MG328I FPGA?

The embedded SERDES in the LFE3-17EA-8MG328I FPGA supports data rates up to 3.2 Gbps.

How much embedded block RAM is available on the LFE3-17EA-8MG328I FPGA?

The LFE3-17EA-8MG328I FPGA has up to 6.85 Mbits of embedded block RAM.

Home
Account

Categories