| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
132 pcs
|
132 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| AEC Qualified | |
| Automotive Grade | |
| Industrial Grade | |
| Medical Grade | |
| Military Grade | |
| Mounting Type | |
| Number of I | |
| Number of LABs | |
| Number of Logic Elements | |
| Operating Temperature | |
| Package / Case | |
| Supplier Device Package | |
| Tape & Reel | |
| Total RAM Bits | |
| Voltage |
The Lattice Semiconductor LFE2M35SE-6FN256I is a Field Programmable Gate Array (FPGA) designed for system integration. It offers a substantial logic density with 34,000 logic elements and supports 140 I/O pins.
This FPGA operates within a voltage range of 1.14V to 1.26V and has a total RAM bit count of 2,151,424. The device is housed in a 256-FPBGA (17x17) package, suitable for surface mount applications. Its operating temperature range is -40°C to 100°C (TJ).
The LatticeECP2/M family, to which this device belongs, features embedded SERDES with data rates up to 3.125 Gbps, sysDSP blocks for high-performance multiply and accumulate operations, and flexible memory resources including embedded block RAM (EBR) and distributed RAM. The programmable sysI/O buffer supports a wide array of interfaces, enhancing its versatility in various designs.
Configuration options include 1149.1 Boundary Scan compliance, SPI boot flash interface, and dual boot image support. These features make the LFE2M35SE-6FN256I a robust choice for complex digital designs requiring high logic density and flexible I/O.
The LFE2M35SE-6FN256I FPGA has 34,000 logic elements.
The LFE2M35SE-6FN256I FPGA has 140 I/O pins.
The operating voltage range for the LFE2M35SE-6FN256I FPGA is 1.14V to 1.26V.
The LFE2M35SE-6FN256I FPGA is supplied in a 256-FPBGA (17x17) package.
The operating temperature range for the LFE2M35SE-6FN256I FPGA is -40°C to 100°C (TJ).
The embedded SERDES data rates range from 250 Mbps to 3.125 Gbps.
This FPGA has a total of 2,151,424 RAM bits.