LFE2-70E-5FN672I The Lattice LFE2-70E-5FN672I is an FPGA with 68,000 logic elements and 500 I/O pins. It operates at 1.14V to 1.26V and comes in a 672-FPBGA package.
Mfr Part #:

LFE2-70E-5FN672I

Available from 1 distributors
Mfr Name: Lattice Semiconductor Corporation
Lattice Semiconductor Corporation
The Lattice LFE2-70E-5FN672I is an FPGA with 68,000 logic elements and 500 I/O pins. It operates at 1.14V to 1.26V and comes in a 672-FPBGA package.
Total Stock: 200 pcs

LFE2-70E-5FN672I Available from 1 distributor

Authorised
Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
200 pcs
200 pcs On Request 1 On Request On Request On Request On Request On Request

LFE2-70E-5FN672I Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Lead Spacing
Mounting Type
Number of I
Number of LABs
Number of Logic Elements
Operating Temperature
Supplier Device Package
Supplier Package
Tape & Reel
Total RAM Bits
Voltage

LFE2-70E-5FN672I Description

Short technical summary and product information.

The Lattice LFE2-70E-5FN672I is a Field Programmable Gate Array (FPGA) from the LatticeECP2/M family. It offers a high logic density with 68,000 logic elements and 8,500 LABs, providing ample resources for system integration.

 

This FPGA features 500 I/O pins and operates within a voltage range of 1.14V to 1.26V. It includes flexible memory resources with up to 1,056,768 total RAM bits, comprising both embedded block RAM (EBR) and distributed RAM. The device also supports embedded SERDES with data rates from 250 Mbps to 3.125 Gbps and up to 16 channels.

 

Designed for system-level integration, the LFE2-70E-5FN672I supports a wide range of interfaces through its programmable sysI/O™ buffer, including LVTTL, LVCMOS, SSTL, HSTL, and various differential standards like LVDS and LVPECL. It also features sysCLOCK Analog PLLs and DLLs for clock management and pre-engineered source synchronous I/O capabilities.

 

The device is supplied in a 672-FPBGA (27x27 mm) package, suitable for surface mounting. Its operating temperature range is -40°C to 100°C (TJ). Configuration options include 1149.1 Boundary Scan compliance and an SPI boot flash interface.

LFE2-70E-5FN672I Quick Information

Product Type: FPGA
Series: LatticeECP2/M
Canonical Name: Lattice LFE2-70E-5FN672I FPGA
Subcategory: Field Programmable Gate Array

LFE2-70E-5FN672I Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

LFE2-70E-5FN672I Features

  • 68,000 logic elements for system integration.
  • 500 I/O pins for flexible connectivity.
  • 1.14V to 1.26V operating voltage range.
  • 1,056,768 total RAM bits available.
  • 672-FPBGA package for surface mounting.

LFE2-70E-5FN672I Applications

  • High-density logic integration.
  • Embedded system designs.
  • High-speed serial communication.
  • Customizable digital signal processing.

LFE2-70E-5FN672I FAQs

6 frequently asked questions generated from this part’s specifications.
What is the number of logic elements in the LFE2-70E-5FN672I FPGA?

The LFE2-70E-5FN672I FPGA has 68,000 logic elements.

How many I/O pins does the LFE2-70E-5FN672I FPGA offer?

The LFE2-70E-5FN672I FPGA offers 500 I/O pins.

What is the operating voltage range for the LFE2-70E-5FN672I FPGA?

The LFE2-70E-5FN672I FPGA operates within a voltage range of 1.14V to 1.26V.

What package type is the LFE2-70E-5FN672I FPGA supplied in?

The LFE2-70E-5FN672I FPGA is supplied in a 672-FPBGA (27x27 mm) package.

What are the data rates supported by the embedded SERDES in the LFE2-70E-5FN672I?

The embedded SERDES in the LFE2-70E-5FN672I supports data rates from 250 Mbps to 3.125 Gbps.

What is the total amount of RAM bits available on the LFE2-70E-5FN672I FPGA?

The LFE2-70E-5FN672I FPGA has 1,056,768 total RAM bits.

Home
Account

Categories