| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
286 pcs
|
286 pcs | On Request | 1 | On Request | On Request | 1210/1124 | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Data Rate | |
| Number of Pins | |
| SVHC Present |
The JMicron JMH330 is a single-chip solution for serial and parallel ATA translation, integrating Serial ATA PHY, Link, Transport, and parallel ATA controllers. It is designed for connecting serial ATA storage devices to traditional IDE south bridges, supporting master mode for the IDE host.
This bridge chip operates with a 0.18um CMOS technology and supports Serial ATA Generation 1 at a 1.5Gbps data rate. It is compliant with Gen1i/Gen1m of the Serial ATA II Electrical Specification 2.6. The application layer supports both ATA register and PACKET command sets, enabling it to drive Hard Disk Drives and ATAPI Optical Storage devices.
Key features include a 1.8V and 3.3V power system, a 25MHz external reference clock, and 64-pin packages (TQFP, QFN, LQFP). It supports the ATA/ATAPI-7 specification, including PIO modes 0-4, Multi-Word DMA modes 0-2, and Ultra DMA modes 0-7. The chip also supports ATA/ATAPI LBA48 addressing and Serial ATA power saving modes.
The JMH330 is suitable for applications requiring the translation between SATA and PATA interfaces, facilitating the integration of modern storage devices with legacy systems.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.50 | $1.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
1.5 Gbps.
1.8V and 3.3V.
64-pin TQFP, QFN, and LQFP.
Gen1i/Gen1m of Serial ATA II Electrical Specification 2.6.
PIO modes 0-4, Multi-Word DMA modes 0-2, and Ultra DMA modes 0-7.
Yes, it supports the ATA/ATAPI PACKET command feature set.