| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
37 pcs
|
37 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Lead Style | |
| Operating Voltage | |
| Propagation Delay |
The Lattice Semiconductor ISPLSI1032E-70LT is a Complex Programmable Logic Device (CPLD) from the ispLSI 1000 Family. This device features high-density programmable logic with 6000 PLD gates and 64 I/O pins, along with eight dedicated inputs. It operates at a maximum frequency of 90 MHz, with a propagation delay of 12 ns. The CPLD utilizes E2CMOS technology, making it electrically erasable and reprogrammable, and is 100% tested.
Designed for in-system programmability (ISP) and operating at 5-volt only, this device aims to increase manufacturing yields and reduce time-to-market. It combines the ease of use of PLDs with the density and flexibility of FPGAs, capable of integrating glue logic and structured designs. The ISPLSI1032E-70LT comes in a TQFP-100 package.
Development for this device can be supported by Lattice's ispDesignEXPERT suite, which includes logic compilers and design systems from HDL synthesis through in-system programming. The device supports both synchronous and asynchronous clocks and offers flexible pin placement with an optimized global routing pool.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
5V only.
TQFP-100.
90 MHz (60 MHz for industrial/military devices).
6000 PLD gates.
64 I/O pins.
12 ns typical.
192 registers.