| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
360 pcs
|
360 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Lead Spacing | |
| Lead Style | |
| Mounting Type | |
| Number of Gates | |
| Number of I | |
| Number of Logic Elements | |
| Number of Macrocells | |
| Operating Temperature | |
| Programmable Type | |
| Supplier Device Package | |
| Voltage Supply |
The Lattice Semiconductor ISPLSI 2064VE-135LTN100 is a high-density, 3.3V in-system programmable CPLD from the ispLSI 2000VE family. It offers 2000 PLD gates and 64 macrocells, providing ample logic resources for complex designs.
Key electrical characteristics include a maximum operating frequency of 280MHz and a propagation delay of 3.5ns. The device supports a voltage supply range of 3V to 3.6V and operates within a temperature range of 0°C to 70°C.
This CPLD is designed for in-system programmability using a Boundary Scan Test Access Port (TAP). It is packaged in a 100-TQFP (14x14) and is surface mountable, making it suitable for various electronic applications.
Features like 100% IEEE 1149.1 Boundary Scan Testability and non-volatile reprogrammability enhance its utility in system development and manufacturing.
The maximum operating frequency is 280MHz.
The maximum propagation delay is 7.5 ns.
The device operates with a supply voltage between 3V and 3.6V.
The operating temperature range is 0°C to 70°C.
It is supplied in a 100-TQFP (14x14) package.
The device has 64 macrocells.
The device contains 2000 PLD gates.