ISPLSI 2064VE-135LT44 The Lattice Semiconductor ISPLSI2064VE-135LT44 is a 3.3V In-System Programmable CPLD. It features 64 macrocells, 32 I/O pins, and a 7.5ns maximum propagation delay.
Mfr Part #:

ISPLSI 2064VE-135LT44

Available from 1 distributors
Mfr Name: Lattice Semiconductor Corporation
Lattice Semiconductor Corporation
The Lattice Semiconductor ISPLSI2064VE-135LT44 is a 3.3V In-System Programmable CPLD. It features 64 macrocells, 32 I/O pins, and a 7.5ns maximum propagation delay.
Total Stock: 8 pcs

ISPLSI 2064VE-135LT44 Available from 1 distributor

Authorised
Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
8 pcs
8 pcs On Request 1 On Request On Request On Request On Request On Request

ISPLSI 2064VE-135LT44 Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Delay Time tpd(1) Max
Mounting Type
Number of Gates
Number of I
Number of I/O
Number of Logic Elements
Number of Macrocells
Operating Temperature
Programmable Type
Supplier Device Package
Tape & Reel
Voltage Supply

ISPLSI 2064VE-135LT44 Description

Short technical summary and product information.

The Lattice Semiconductor ISPLSI2064VE-135LT44 is a high-density, 3.3V In-System Programmable (ISP) Complex Programmable Logic Device (CPLD). It offers 2000 PLD gates and 64 registers, with support for 32 I/O pins.

 

Key electrical characteristics include a maximum operating frequency of 280MHz and a maximum propagation delay of 7.5ns. The device operates within a supply voltage range of 3V to 3.6V. It is designed with E2CMOS technology, making it electrically erasable and reprogrammable.

 

This CPLD is housed in a 44-TQFP package and is designed for surface mounting. The operating temperature range is 0°C to 70°C (TA). Its ISP capability allows for in-system programming via the Boundary Scan Test Access Port (TAP), facilitating easier prototyping and updates.

 

The ispLSI 2064VE series is compatible with standard 5V TTL devices and offers features like open-drain output options for flexible bus interfacing and programmable output slew rate control.

ISPLSI 2064VE-135LT44 Quick Information

Product Type: CPLD
Series: ispLSI® 2000VE
Canonical Name: ispLSI 2064VE 3.3V In-System Programmable High Density SuperFAST PLD
Subcategory: Complex Programmable Logic Devices

ISPLSI 2064VE-135LT44 Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

ISPLSI 2064VE-135LT44 Features

  • 3.3V In-System Programmable CPLD
  • 64 Macrocells and 32 I/O pins
  • 2000 PLD Gates
  • 7.5 ns maximum propagation delay
  • Surface mount 44-TQFP package

ISPLSI 2064VE-135LT44 Applications

  • Ideal for high-density logic designs
  • Suitable for bus interface applications
  • Facilitates fast prototyping and updates
  • Compatible with 5V TTL devices

ISPLSI 2064VE-135LT44 FAQs

5 frequently asked questions generated from this part’s specifications.
What is the maximum propagation delay for the ISPLSI2064VE-135LT44?

The maximum propagation delay is 7.5 ns.

How many macrocells does the ISPLSI2064VE-135LT44 have?

The device has 64 macrocells.

What is the operating voltage range for this CPLD?

The voltage supply range is 3V to 3.6V.

What type of package is the ISPLSI2064VE-135LT44 in?

It is in a 44-TQFP package.

What is the operating temperature range?

The operating temperature range is 0°C to 70°C (TA).

Home
Account

Categories