| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
3,000 pcs
|
3000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
130 pcs
|
130 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
126 pcs
|
126 pcs | On Request | 1 | On Request | On Request | 14+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Access Time | |
| Clock Frequency | |
| Memory Format | |
| Memory Interface | |
| Memory Organization | |
| Memory Size | |
| Memory Type | |
| Mounting Type | |
| Operating Temperature | |
| Supplier Device Package | |
| Supplier Package | |
| Technology | |
| Voltage |
The IS42S32200E-6TL is a high-speed CMOS Synchronous DRAM from Integrated Silicon Solution, Inc. It is organized as 2M x 32 bits, providing a total memory capacity of 64Mbit.
This device features a clock frequency of up to 166 MHz and a fast access time of 5.5 ns. It operates from a single 3.3V power supply and utilizes an LVTTL interface. Programmable options include burst length (1, 2, 4, 8, full page) and burst sequence (Sequential/Interleave), along with programmable CAS latency (2 or 3 clocks).
The IS42S32200E-6TL supports self-refresh modes and requires 4096 refresh cycles every 16ms or 64ms depending on the grade. It is available in an 86-pin TSOP-II package, suitable for surface mounting.
This component is designed for applications requiring high-speed data transfer and efficient memory access, commonly found in various electronic systems.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.28 | $1.28 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The device operates from a single 3.3V power supply.
It is available in an 86-pin TSOP-II package (surface mount).
The commercial temperature range is 0°C to 70°C.
It supports clock frequencies of 133, 143, 166, and 200 MHz.
CAS latency can be programmed to 2 or 3 clocks.
It is organized as 2M x 32 bits (524,288 words x 32-bit x 4 banks).
Burst lengths of 1, 2, 4, 8, and full page are programmable.