| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
4,500 pcs
|
4500 pcs | On Request | 1 | On Request | On Request | 14+15+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Access Time | |
| Clock Frequency | |
| Memory Format | |
| Memory Interface | |
| Memory Organization | |
| Memory Size | |
| Memory Type | |
| Mounting Type | |
| Operating Temperature | |
| SVHC Present | |
| Supplier Device Package | |
| Technology | |
| Voltage |
The IS42S16800E-7TL is a 128Mbit Synchronous Dynamic Random-Access Memory (SDRAM) IC manufactured by Integrated Silicon Solution, Inc. This device is designed for high-speed data transfer using a pipeline architecture, with all input and output signals referenced to the rising edge of the clock input.
Key electrical specifications include a clock frequency of up to 143 MHz with a CAS latency of 3 clocks, providing an access time of 5.4 ns. It operates with a supply voltage range of 3V to 3.6V. The memory is organized as 8M x 16 bits and is internally configured as a quad-bank DRAM.
This component is housed in a 54-TSOP II package, suitable for surface mounting. The operating temperature range is 0°C to 70°C (TA). Its synchronous interface and programmable features like burst length and burst sequence make it suitable for various memory applications requiring efficient data handling.
ISSI's 128Mb SDRAM is fully synchronous, with all signals referenced to a positive clock edge. It supports Auto Refresh (CBR) and Self Refresh modes, with 4096 refresh cycles required every 64 ms. The device also features random column address capability every clock cycle and programmable CAS latency.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.28 | $1.28 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
3.3V.
0°C to 70°C.
54-TSOP (0.400", 10.16mm Width) surface mount package.
128Mbit.
8M x 16.
143MHz at CAS latency 3, 100MHz at CAS latency 2.
5.4ns at CL3, 6.5ns at CL2.