| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
10 pcs
|
10 pcs | On Request | 1 | On Request | On Request | N/A | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Input | |
| Lead Spacing | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Supplier Package | |
| Tape & Reel | |
| Type | |
| Voltage |
The HMC700LP4E is a high-performance 8 GHz, 16-Bit Fractional-N Phase-Locked Loop (PLL) integrated circuit manufactured by Analog Devices. This device operates in both Integer-N and Fractional-N modes, offering flexibility for various frequency synthesis applications.
Key electrical specifications include a maximum RF input frequency of 8 GHz and a minimum RF input frequency of 100 MHz. It supports a wide operating voltage range of 2.7V to 5.5V and operates across a temperature range of -40°C to 85°C. The PLL exhibits ultra-low phase noise, with typical values of -103 dBc/Hz at 20 kHz offset for fractional mode and -108 dBc/Hz for integer mode.
The HMC700LP4E is designed for applications such as base stations for mobile radio, WiMAX, test and measurement equipment, CATV equipment, phased array applications, simple FSK links, and DDS replacement. It comes in a 24-QFN (4x4mm) package and is designed for surface mounting.
This PLL includes a very low noise digital phase frequency detector (PFD) and a precision controlled charge pump. It offers a 24-bit step size resolution of 3 Hz typically and a 14-bit reference path input up to 200 MHz. The device also supports direct FSK modulation mode and cycle slip prevention.
The maximum RF input frequency is 8 GHz.
The operating voltage range is 2.7V to 5.5V.
The operating temperature range is -40°C to 85°C.
The HMC700LP4E is supplied in a 24-QFN (4x4mm) package, specifically a 24-VFQFN Exposed Pad.
The typical phase noise is -103 dBc/Hz for Fractional mode and -108 dBc/Hz for Integer mode at 20 kHz offset from a 6 GHz carrier with a 50 MHz reference.
The step size resolution is typically 3 Hz, with a 24-bit step size.