| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1,050 pcs
|
1050 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Mounting Type | |
| Storage Temperature | |
| Tape & Reel |
The HEF4510BT is an edge-triggered synchronous BCD up/down counter designed for logic applications. It offers a clock input (CP), an up/down count control input (UP/DN), and an active LOW count enable input (CE).
Additional features include an asynchronous active HIGH parallel load input (PL), four parallel inputs (P0 to P3), four parallel outputs (O0 to O3), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR). Information on P0 to P3 is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW to HIGH transition of CP if CE is LOW. UP/DN determines the direction of the count: HIGH for counting up, LOW for counting down.
This counter is suitable for various digital logic designs requiring sequential counting operations. It is available in a 16-lead SOIC package suitable for surface mounting.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The HEF4510BT typically operates with input voltages of 5V, 10V, and 15V.
The HEF4510BT is a BCD up/down counter.
Key control inputs include clock (CP), up/down count control (UP/DN), count enable (CE), and parallel load (PL).
The HEF4510BT is available in a 16-SOIC package.
