| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,000 pcs
|
2000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Inputs | |
| Mounting Type | |
| Storage Temperature | |
| Tape & Reel |
The HEF4029BT from Phihong USA is a versatile synchronous edge-triggered up/down 4-bit counter. It supports both binary and BCD decade counting modes, controlled by the BIN/DEC input. The counter features a clock input (CP), an active LOW count enable (CE), an up/down control input (UP/DN), and an overriding asynchronous active HIGH parallel load input (PL).
Data can be asynchronously loaded into the counter via the P0 to P3 inputs when PL is HIGH. The counter advances on the LOW to HIGH transition of CP when CE and PL are LOW. The terminal count (TC) output goes LOW when the counter reaches its maximum count in UP mode or minimum count in DOWN mode, provided CE is LOW.
This integrated circuit is available in a 16-lead SOIC package, suitable for surface mounting. Its design makes it suitable for various digital logic applications requiring counting functionality with control over direction and mode.
Key features include parallel data inputs (P0-P3), buffered parallel outputs (O0-O3), and an active LOW terminal count output (TC). The device operates based on edge-triggered clocking and offers asynchronous parallel loading capabilities.
| Qty | Low | High |
|---|---|---|
| 1+ | $12.91 | $12.91 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The HEF4029BT is a synchronous edge-triggered up/down 4-bit binary/BCD decade counter.
The inputs include CP (clock), CE (count enable), UP/DN (up/down control), BIN/DEC (binary/decade control), PL (parallel load), and P0-P3 (parallel data inputs).
The outputs are O0-O3 (buffered parallel outputs) and TC (terminal count output).
The clock input (CP) is edge-triggered, specifically on the LOW to HIGH transition.
The count enable input (CE) is active LOW.
The terminal count output (TC) is active LOW and goes LOW when the counter reaches its maximum or minimum count.
The HEF4029BT features an overriding asynchronous active HIGH parallel load input (PL).