| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
30 pcs
|
30 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
5 pcs
|
5 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Package / Case | |
| Propagation Delay | |
| Storage Temperature | |
| Tape & Reel |
The GAL22V10-25LP is a Generic Array Logic (GAL) device from Lattice Semiconductor, built using high-performance E2CMOS technology. This SPLD offers a maximum propagation delay of 4ns and a maximum frequency (Fmax) of 250 MHz, making it suitable for high-speed applications. It features 10 Output Logic Macrocells (OLMCs) for maximum design flexibility.
This device is compatible with standard bipolar and CMOS 22V10 devices, providing a power reduction of 50% to 75% compared to bipolar equivalents. It utilizes Electrically Erasable (E2) floating gate technology, allowing for quick and efficient reprogramming with high-speed electrical erasure times under 100ms. The GAL22V10-25LP is specified for 100 erase/write cycles and data retention exceeding 20 years.
Packaged in a DIP format, this SPLD is designed for applications requiring high performance and reprogrammability. Its features include active pull-ups on all pins and preload and power-on reset capabilities for registers, ensuring 100% functional testability.
| Qty | Low | High |
|---|---|---|
| 1+ | $4.95 | $4.95 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The maximum propagation delay for the GAL22V10-25LP is 4 ns.
The GAL22V10-25LP has a maximum operating frequency (Fmax) of 250 MHz.
The GAL22V10-25LP comes in a DIP package.
The GAL22V10-25LP is specified for data retention in excess of 20 years.
The typical current consumption for a low power device is 90mA, and for a quarter power device is 45mA.