| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,104 pcs
|
5104 pcs | On Request | 1 | On Request | On Request | 09+11+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Mounting Type | |
| Number of Macrocells | |
| Operating Temperature | |
| Operating Voltage | |
| Package / Case | |
| Programmable Type | |
| Propagation Delay | |
| Supplier Device Package | |
| Voltage Supply |
The Lattice Semiconductor GAL16LV8D-3LJN is a Low Voltage E2CMOS PLD belonging to the Generic Array Logic (GAL) family. This device offers 8 macrocells with a maximum propagation delay of 3.5 ns, making it suitable for high-speed applications.
Designed for 3.3V systems, it features JEDEC-compatible 3.3V interface standards and 5V compatible inputs. The GAL16LV8D-3LJN utilizes E2 Cell technology for reconfigurable and reprogrammable logic, offering high speed electrical erasure and 20-year data retention.
This CPLD is housed in a 20-PLCC (J-Lead) package and supports surface mount installation. Its architecture is based on the industry-standard 16V8, providing flexibility for complex logic designs with programmable output polarity. Applications include glue logic for 3.3V systems, DMA control, state machine control, and high-speed graphics processing.
Note: All devices in the GAL16LV8C/D datasheet have been discontinued.
The maximum propagation delay is 3.5 ns.
The operating voltage range is 3V to 3.6V.
The device has 8 macrocells.
It is an EE PLD.
The operating temperature range is 0°C to 75°C.
It is supplied in a 20-PLCC (9x9) package.
The mounting type is Surface Mount.