| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
| On Request | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name |
The Altera EPM7128EQC100-10 is a Complex Programmable Logic Device (CPLD) belonging to the MAX 7000 family. Based on Altera's second-generation MAX architecture and fabricated with advanced CMOS technology, this EEPROM-based device provides a density of up to 5,000 usable gates. It features in-system programmability (ISP) via an IEEE Std. 1149.1 JTAG interface and offers pin-to-pin delays as fast as 5 ns, with counter speeds reaching up to 175.4 MHz.
This CPLD is housed in a QFP package. It supports 5.0-V in-system programmability and includes built-in JTAG boundary-scan test (BST) circuitry. The MAX 7000 family devices, including this model in specific speed grades, comply with PCI Special Interest Group standards.
Ideal for various digital logic applications, the EPM7128EQC100-10 combines high performance with the flexibility of in-system programmability. Its features make it suitable for designs requiring fast logic implementation and efficient board space utilization.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
QFP (Quad Flat Package).
5000 gates.
5 ns.
175.4 MHz.
Yes, it supports 5.0-V in-system programmability (ISP) via the JTAG interface.
IEEE Std. 1149.1.
IEEE Std. 1532.