| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,400 pcs
|
6400 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Lead Spacing | |
| Mounting Type | |
| Number of Gates | |
| Number of I | |
| Number of Logic Elements | |
| Number of Macrocells | |
| Operating Temperature | |
| Package / Case | |
| Programmable Type | |
| Supplier Device Package | |
| Supplier Package | |
| Tape & Reel | |
| Voltage Supply |
The Intel EPM7128AETC144-5N is a high-performance, 3.3V EEPROM-based programmable logic device (PLD) from the MAX 7000A series. Built on a second-generation Multiple Array MatriX (MAX) architecture, this CPLD offers 128 macrocells and 2500 gates, with a maximum pin-to-pin logic delay of 5 ns. It supports in-system programmability (ISP) via an IEEE 1149.1 JTAG interface.
Designed for flexibility, the EPM7128AETC144-5N features a MultiVolt I/O interface, allowing its core to operate at 3.3V while supporting 5.0V, 3.3V, and 2.5V logic levels on its I/O pins. It has 100 I/O pins and operates within a temperature range of 0°C to 70°C (TA). The device is housed in a 144-LQFP package and is designed for surface mounting.
This CPLD is suitable for various embedded applications requiring programmable logic functions, offering a balance of performance, density, and in-system programmability. Its features include boundary-scan test circuitry compliant with IEEE 1149.1 and support for JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71.
The maximum pin-to-pin logic delay is 4.5 ns.
The device features 128 macrocells.
The voltage supply range is 3V to 3.6V.
The operating temperature range is 0°C to 70°C (TA).
It is supplied in a 144-LQFP package.