Mfr Part #:

EPM7064STI44-7N

Mfr Name: Altera

The Intel EPM7064STI44-7N is a CPLD from the MAX 7000S family, featuring 64 macrocells and a 7.5ns propagation delay. It is supplied in a 44-TQFP package.

✓ Total Stock: 1,559 pcs

$ Price Range: $0.50

EPM7064STI44-7N Available from 3 distributors

✓ Authorised

✓ Non-Authorised

Distributor		Stock	Pricing	MOQ	PKG	Lead Time	Date Code	On Order Quantity	On Order Delivery
Fe Components ✓ Non-Authorised Inventory information	1,436 pcs On Request	1436 pcs	On Request	1	On Request	On Request	On Request	On Request	On Request
Smaxon Electronics ✓ Non-Authorised Inventory information	120 pcs On Request	120 pcs	On Request	1	On Request	On Request	17+	On Request	On Request
Partservice ✓ Non-Authorised Inventory information	3 pcs On Request	3 pcs	On Request	1	On Request	On Request	On Request	On Request	On Request

EPM7064STI44-7N Specifications Quick View

Most important parameters for selection – full specs in datasheet.

SELECT ALL

Category	New Products
Manufacturer Name	Altera
Mounting Type	Surface Mount
Number of Gates	1250
Number of I/O	36
Storage Temperature	°C ~ °C
Tape & Reel	No

View Similar Products (0)

EPM7064STI44-7N Description

Short technical summary and product information.

The Intel EPM7064STI44-7N is a high-performance, EEPROM-based programmable logic device (PLD) belonging to the MAX 7000S family. It offers 64 macrocells and 1250 usable gates, with a maximum counter frequency of 125.0 MHz and a pin-to-pin delay of 7.5 ns. This device operates with an internal supply voltage ranging from 4.5V to 5.5V and is designed for surface mounting within a 44-TQFP package.

This CPLD supports in-system programmability (ISP) and features a 7.5ns maximum propagation delay. The operating temperature range is -40°C to 85°C. The MAX 7000S architecture provides flexible logic implementation with configurable expander product-term distribution. It is suitable for various embedded applications requiring programmable logic.

Key electrical characteristics include 36 I/O pins, a maximum counter frequency of 125.0 MHz, and a maximum pin-to-pin delay of 7.5 ns. The device is RoHS3 compliant and has a Moisture Sensitivity Level (MSL) of 1.

EPM7064STI44-7N Quick Information

Product Type: CPLD

Series: MAX 7000S

Canonical Name: Altera MAX 7000S Series CPLD

Subcategory: Complex Programmable Logic Device

EPM7064STI44-7N Compliance

RoHS Status: RoHS Compliant

Moisture Sensitivity Level (MSL): Level 1 (Unlimited)

REACH Status: REACH Unaffected

EPM7064STI44-7N Estimated Pricing

Qty	Low	High
1+	$0.50	$0.50

Estimated market price range - modelled values for guidance only, not live distributor offers.

EPM7064STI44-7N Features

64 macrocells and 1250 gates.
Maximum propagation delay of 7.5 ns.
Operates at 4.5V to 5.5V supply.
Surface mountable 44-TQFP package.
RoHS3 compliant for environmental standards.

EPM7064STI44-7N Applications

Ideal for embedded logic designs.
Suitable for signal routing tasks.
Used in custom digital circuits.
Programmable logic implementation.

EPM7064STI44-7N FAQs

6 frequently asked questions generated from this part’s specifications.

What is the maximum propagation delay for the EPM7064STI44-7N?

The maximum propagation delay is 7.5 ns.

What is the operating voltage range for the EPM7064STI44-7N?

The operating voltage range is 4.5V to 5.5V.

How many macrocells does the EPM7064STI44-7N have?

The EPM7064STI44-7N has 64 macrocells.

What package type is the EPM7064STI44-7N supplied in?

The EPM7064STI44-7N is supplied in a 44-TQFP package.

What is the operating temperature range for the EPM7064STI44-7N?

The operating temperature range is -40°C to 85°C.

Is the EPM7064STI44-7N RoHS compliant?

Yes, the EPM7064STI44-7N is RoHS3 Compliant.

EPM7064STI44-7N Alternate Parts

Same form/fit/function or matching attribute configuration across different manufacturers.

View All Alternate Parts

EPM7064STC44-6N

Intel

The Intel EPM7064STC44-6N is a Complex Programmable Logic Device (CPLD) from the MAX 7000S series. It features 64 macrocells and a 6ns maximum propagation delay.

View Part