| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,166 pcs
|
5166 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
1,063 pcs
|
1063 pcs | On Request | 1 | On Request | On Request | 0808+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Frequency | |
| Lead Spacing | |
| Lead Style | |
| Operating Voltage | |
| SVHC Present |
The Intel EPM7064STC100-10N is a Complex Programmable Logic Device (CPLD) belonging to the MAX 7000S family. This EEPROM-based PLD is fabricated using advanced CMOS technology and provides 1.25K Gates and 64 Macro Cells.
Key electrical specifications include a maximum operating frequency of 100MHz and a typical pin-to-pin delay of 5 ns. It operates at a 5V supply voltage. The device supports in-system programmability (ISP) via an IEEE Std. 1149.1 JTAG interface.
The EPM7064STC100-10N is supplied in a 100-Pin TQFP package and is listed as obsolete. Its architecture supports TTL emulation and integration of various logic functions.
This CPLD is suitable for applications requiring high-density logic integration and programmable functionality.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The EPM7064STC100-10N has 1.25K Gates.
The EPM7064STC100-10N features 64 Macro Cells.
The maximum operating frequency for the EPM7064STC100-10N is 100MHz.
The EPM7064STC100-10N operates at a voltage of 5V.
The pin-to-pin delay for the EPM7064STC100-10N is 5 ns.
The EPM7064STC100-10N is supplied in a TQFP-100 package.